ABSTRACT Effects of source/drain (S/D) doping density (N SD ) on the ballistic performance of III-V nanowire (NW) n-channel metal-oxide-semiconductor field-effect transistors (n-MOSFETs) are explored through atomistic quantum transport simulation. Different III-V materials (InAs, GaAs) and transport directions (<100>, <110>) are considered with Si included for benchmarking for a gate length of 13 nm. For III-V's, depending on the operating condition (OFF-current target for a given supply voltage), there exists an optimum N SD that maximizes ON-current (I ON ) by balancing source exhaustion versus tunneling leakage. For InAs, sub-threshold swing degrades significantly with increasing N SD due to the light effective mass (m*) and source-drain tunneling, so the optimum N SD is low. For GaAs, such dependence is much weaker due to the larger m*, and the optimum N SD is higher. With optimized N SD 's, InAs shows low ballistic I ON due to the low density-of-state (DOS) whereas GaAs NW with <110> transport direction shows good ballistic I ON due to the improved DOS with still high injection velocity, making it a better candidate for high performance device.
I. INTRODUCTION
As the scaling of metal-oxide-semiconductor field-effect transistor (MOSFET) continues [1] , III-V semiconductors are being explored as a new n-type channel material that may deliver high current drivability. There are, however, several issues in realizing III-V n-type MOSFETs (n-MOSFETs) with good performance. One of them is the low solubility of dopants [2] , which limits the source/drain (S/D) doping density (N SD ). This has been a concern mainly due to the parasitic resistance and the integrity of S/D electrostatics [3] . In extremely scaled transistors, however, N SD may also have more fundamental effects on the carrier transport within the device. Here we notice a timely need of a comprehensive simulation study of N SD effects in scaled III-V n-MOSFETs. In most theoretical studies that compare III-V and group IV n-MOSFETs [4] , [5] , N SD is fixed at a single, relatively large value. There are few semi-classical approaches that discuss the effects of N SD [6] - [8] , whereas it is essential to consider rigorous quantum transport effects [9] to analyze extremely scaled devices. In this paper, we run atomistic quantum transport simulations for ballistic III-V nanowire (NW) n-MOSFETs. We explore the effects of N SD on the ON-and OFF-state performance for different III-V materials and crystal orientations and perform benchmarking against Si. Fig. 1 shows the diagram of the model device. We treat NW n-MOSFETs with a gate length (L G ) of 13 nm, similar to the ITRS node of year 2018 [1] , [10] . In Fig. 1(a) , we assume EOT = 0.8 nm, t s = 4.7 nm, and L S = L D = 10 nm, where EOT, t s , and L S /L D are the equivalent oxide thickness, thickness of the square NW, and S/D lengths, respectively. To explore orientation effects, we consider two different transport directions (x in Fig. 1 ), [100] and [110] . For x = [100] ("<100> NW"), the confinement directions (y/z in Fig. 1 while it is 10 20 cm −3 for Si. The channel is un-doped in all cases. To clarify the doping density effect, we assume uniform doping profiles with abrupt junctions and no gate overlap or underlap as shown in Fig. 1(b) . To obtain the current-voltage (I-V) characteristics at 300 K, we run atomistic full-band self-consistent ballistic quantum transport simulation using the sp 3 d 5 s* tight-binding model and non-equilibrium Green's function method [9] , [11] , [12] .
II. SIMULATION APPROACH
Figs. 2-4 show the dispersion (energy-wavenumber, E-k) relations and semi-classically calculated density-ofstates (DOS) and injection velocity (υ inj ) vs. electron density (N) for InAs, GaAs, and Si NWs, respectively. Table 1 shows extracted band parameters, where E g is the NW band gap, m* is the effective mass of the lowest conduction band with m 0 being the free electron mass, and E g,bulk and m* bulk are the bulk reference values [13] . Spin-orbit (SO) coupling is not included in this study, which dramatically reduces the numerical burden while it is physically justifiable for n-MOSFET (conduction band transport) simulation. For example, when SO coupling is included, m* (critical for conduction band transport) and E g (not so relevant to conduction band transport unless E g itself is very small so that band-to-band tunneling (BTBT) becomes significant) in Table 1 change by less than 4 % and 10 %, respectively, which should not affect the overall results in this paper. Strain effects are not considered in focusing on the N SD effects however they are important in scaled devices [5] . The wave function penetration into the gate oxide may give smaller E g , but its rigorous treatment is beyond the scope of this paper while the overall conclusions are not expected to change (NW E g will still remain large due to quantum confinements and not affect the conduction band transport significantly). I D , which clearly shows the increase (degradation) of SS for large N SD 's. This is mainly due to the intra-band sourcedrain (S-D) tunneling, as will be discussed later. The BTBT, which appears as the increasing OFF-state current for lower V G , is significant only for the very high N SD . This is because the E g of InAs NW is increased due to the quantum confinement (Table 1) so that the conduction bands of S/D do not align with the valence band of the channel except for very high N SD and built-in electric fields. Also, gate-induced drain leakage (GIDL) is not relevant in this work. Due to the large E g (Table 1 ) with the moderate V DD of 0.6 V and multi-gate properties [14] , the channel valence band and the drain conduction band do not overlap at the drain junction so that GIDL does not occur. In Fig. 5 (b), also note that InAs <110> NWs show larger tunneling leakage and SS than <100> NWs due to the lighter m* (Table 1) . Fig. 5(a) , we see source exhaustion for low N SD . The difference from the InAs case, however, is that the orientation dependence is significant for GaAs. Unlike in Fig. 5(a) for InAs, <110> NWs show significantly higher ON-state currents than <100> NWs in Fig. 6(a) for GaAs. This is due to the improved DOS with still high υ inj , which comes from the L-valley confinement in GaAs [15] , [16] . The orientation dependence can be explained through Figs. 2-4. For InAs, only the lowest subband (from the -valley) is relevant for both <100> and <110> NWs (Fig. 2(a) ), resulting in little orientation dependence in Fig. 5(a) . (Note that the main difference between InAs <100> and <110> NWs is the difference in m* (Table 1) , which is not clearly visible in the E-k in Fig. 2(a) but turns out to be significant enough to determine the OFF-state tunneling leakage characteristics in Fig. 5(b) .) For GaAs, however, there is significant E-k difference between <100> and <110> NWs as shown in Fig. 3(a) . When confined in <110> NW, the L-valley gives multiple subbands with relatively light m*'s at the zone center (k = 0), in addition to the lowest subband from the -valley as shown in Fig. 3(a) . For GaAs <100> NW, however, confined L-valley gives heavy-m* bands at the zone edges. Both GaAs <100> and <110> NWs give DOS improved over that of InAs (Fig. 2(b) versus Fig. 3(b) ), but due to the heavy-m* bands, GaAs <100> NW suffers from the velocity degradation at high carrier density (carrier spillover to heavy-m* bands) as shown in Fig. 3(c) . For GaAs <110> NW, υ inj is still higher than in Si (Fig. 3(c) versus Fig. 4(c) ) and suffers less from the velocity degradation than in GaAs <100> NW (Fig. 3(c) ). Therefore, improved DOS and still high υ inj of GaAs <110> NW result in improved ON-state currents in Fig. 6(a) . In Fig. 6(b) , the I D vs. V G is plotted in the log scale. As N SD increases, the leakage current increases, but the effect is much weaker than in InAs in Fig. 5(b) . This is due to the larger m * (Table 1) and less S-D tunneling in GaAs. Note that the SS of GaAs remains relatively small even for high N SD (inset of Fig. 6(b) ). Fig. 6(c) shows I ON vs. N SD for GaAs n-MOSFETs for two I OFF targets (100 nA/μm, 5 nA/μm) at V DD = 0.6 V. Still there exist optimum N SD 's, but they tend to be higher than those of InAs because the tunneling leakage for high N SD is less of an issue for GaAs while the source exhaustion still occurs for low N SD . In Fig. 6(c) , also note that GaAs <110> NW (dashed line with void symbol) shows better I ON than <100> NW (solid line with filled symbol), which is due to the improved DOS with still high υ inj as discussed above.
40 VOLUME 3, NO. 1, JANUARY 2015 Note that the SS TOB represents the contribution of the electrostatics effect to the actual SS (SS actual ) directly observed in the I-V curves from the full quantum transport simulation. For ideal electrostatics (dΨ TOB /d(qV G ) = 1), SS ideal = ln(10)×k B T/q, which is ∼ 60 mV/dec at T = 300 K. Fig. 7(a) shows SS vs. N SD for InAs <100> and <110> NW n-MOSFETs. We first note that SS TOB is more or less close to SS ideal while it somewhat increases with increasing N SD . This indicates good electrostatics (good gate control) in our GAA NW MOSFETs (dΨ TOB /d(qV G ) <∼ 1) while the electrostatic gate control somewhat degrades as N SD increases (a conventional short-channel effect). This increase of SS TOB , however, does not explain the large increase of SS actual , which is coming from the intra-band direct S-D tunneling. As an example, Fig. 7(b) and (c) show the energy-resolved current I(E) vs. x for InAs <100> NW n-MOSFETs for N SD = 2×19 and 6×19 cm −3 at an OFF-state V G . For the low N SD , the current flow is "over-the-barrier" in Fig. 7(b) . As N SD increases, however, S/D potentials are pushed down making the channel barrier narrower, and there is significant current flow "below" the barrier (S-D tunneling) as shown in Fig. 7(c) . Fig. 8(a) shows SS vs. N SD for GaAs devices. In this case, SS TOB and SS actual are similar and both close to the ideal, and the current flow is still "over-the-barrier" when N SD increases as shown in Fig. 8(b) and (c). This is because the heavier m* of GaAs (Table 1) gives smaller tunneling probability than in InAs. For comparison, we also show SS actual of Si devices in Figs. 7(a) and 8(a). They are close to the ideal due to the high m*of Si [5] .
In Fig. 9 , we compare the ballistic I ON across InAs, GaAs, and Si NW n-MOSFETs for two I OFF targets (100 nA/μm, 5 nA/μm) at V DD = 0.6 V. For III-V devices, the optimum N SD is chosen for each transport direction to maximize I ON as discussed in Figs. 5 and 6. Overall, Si shows good ballistic I ON . InAs shows low ballistic I ON due to DOS bottleneck [6] . While GaAs <100> NW shows low ballistic I ON due to velocity degradation (Fig. 3) , the ballistic I ON for GaAs <110> NW is significantly improved due to the improved DOS and still high υ inj (Figs. 2-4) .
IV. DISCUSSIONS A. CARRIER SCATTERING
We should remember that the I ON benchmarking results of Fig. 9 , where Si shows the best performance, is for ballistic transport. We know that this is not the end of the story because carrier scattering may play a critical role. Actually, comparing the ballistic I ON may be unfair to III-V devices because carriers scatter less (carrier ballisticity [17] is higher) in III-V's than in Si due to their smaller DOS and scattering rates. Therefore, I ON of III-V's improves relative to Si when scattering is considered, however its treatment is beyond the scope of this paper. The quantum transport simulation model in this paper rigorously captures some of the fundamental effects (e.g. quantum tunneling), however it is numerically very expensive and challenging when treating scattering rigorously [18] even for the basic scattering mechanisms (e.g. polar optical phonon scattering in III-V's [10] ). We also notice that for the device types we consider (short channel NW MOSFETs), carrier scattering studies (e.g. full-band Monte Carlo simulation) are lacking regarding the rigorous band structure effects, relevant scattering mechanisms (phonon, impurity, and surface VOLUME 3, NO. 1, JANUARY 2015 41 roughness), and different material effects. We expect that follow-up studies may address these issues in a unified way (e.g. scattering effects on the ON-state performance using a full-band Monte Carlo simulation, combined with a quantum transport simulation to correctly capture the OFF-state leakage characteristics).
B. S-D TUNNELING AND S/D DOPING EFFECTS
Direct S-D tunneling leakage and degradation of SS is one of the challenges in short-channel MOSFETs. In this paper, we resolved this issue by optimizing the S/D doping density.
What we have found is that, for short channel devices, it is necessary to carefully choose N SD to realize the potential performance of III-V n-channel materials. This is a critical foundation for a fair performance comparison across different materials, which had not been discussed in the literature previously. Moreover, while the conventional concern regarding the doping in III-V's has been the low solubility, this work suggests that low S/D doping may actually be desired (at least for the tips), which may relax the experimental challenges in doping the III-V materials. We also showed that, even after S/D doping optimization, there are still challenges remaining in realizing III-V n-MOSFETs with good performance due to their unique material properties (e.g. DOS bottleneck). We note that there may be other ways (e.g. graded doping, gate underlap [19] ) to optimize the design and address the S-D tunneling leakage issue. While the physical mechanisms would be similar (e.g. having graded doping is like having a smaller effective N SD ), one potential issue of our current approach (optimizing N SD ) is that the simulation model assumes continuum doping profile, not considering the discreteness of the dopants [20] . Although the continuum model is a baseline approach that is still being widely used in advanced device simulations, we understand that as the device size decreases, the finite number of dopants and their random fluctuation/distribution may play a role, especially for low doping densities. One of the key messages of this paper is that, for high N SD (∼> 5×10 19 cm −3 ), which is the region where the number of dopants is large so that the continuum assumption is most valid, there is a clear issue of S-D tunneling leakage for L G = 13 nm III-V device. Within our simulation framework, we optimize N SD by balancing source exhaustion vs. tunneling leakage, and the resulting optimum N SD turns out to be relatively low (∼ 2×10 19 cm −3 ), especially for low I OFF target operations (Figs. 5 and 6 ). This may put us in the region where the discrete dopant effects become significant. Therefore, our baseline study provides a strong motivation for detailed follow-up studies on discrete dopant effects, which will require another serious effort in developing device physics models and is beyond the scope of this paper. The fundamental of MOSFET S/D design is to make them ideal carrier reservoirs that do not affect the carrier transport in the channel region [6] . Along the same lines, we suggest that it is essential to optimize S/D in III-V n-MOSFETs more carefully than in Si devices, while the detailed method could be in various ways (doping optimization, graded junction, underlap, no-doping device with metal S/D, etc.). It will be an interesting follow-up study to compare different approaches in optimizing the S/D design regarding the performance, variation, and experimental practicality.
Finally, we comment on the effect of L G . As discussed in the previous paragraph, for the particular gate length considered in this work (13 nm), there would be ways to resolve the S-D tunneling leakage by carefully optimizing the S/D design. As L G decreases further, however, it may become increasingly challenging to resolve the tunneling leakage and the degraded SS issue while the trend will depend on the material; Si may survive for shorter L G 's due to the heavy m* while III-V's may hit the wall earlier at longer L G 's due to the light m*.
V. CONCLUSION
In this paper, we explored S/D doping effects in III-V NW n-MOSFETs with L G = 13 nm through rigorous quantum ballistic transport simulations. We found that there exists an optimum N SD that maximizes I ON by balancing source exhaustion (N SD not too low) vs. tunneling leakage (N SD not too high). The optimum N SD 's turn out to be relatively low (∼ 2×10 19 cm −3 ), which may relax the experimental challenges to realize high doping in III-V's while motivating more studies on discrete dopant effects. After N SD optimization, InAs shows low ballistic I ON due to the low DOS. GaAs <100> NW also shows low ballistic I ON , but GaAs <110> NW shows significantly improved ballistic I ON due to its good DOS with still high υ inj . While there are other factors to be considered (e.g. scattering, discrete dopant effects) to improve the modeling, the results reported in this paper should provide insights to the material options for scaled MOSFETs.
